A AND gate is ENABLED by connecting one of its inputs to logic level ( ) A、0; B、1; C、0 or 1; D、0 and 1; E、None of the above 发布时间:2025-07-12 23:19:25