For conditions in question 1.Q2: If we can split one stage of the pipelined datapath into two new stages, each with half the latency of the original stage, which stage would you split to improve the performance of the processor?